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Abstract—The output voltage regulation problem of a PWM-
based DC-DC buck converter under various sources of uncertain-
ties and disturbances is investigated in this paper via an optimized
active disturbance rejection control (ADRC) approach. Aiming
to practical implementation, a new reduced-order generalized
proportional integral (GPI) observer is first designed to estimate
the lumped (possibly time-varying) disturbances within the DC-
DC circuit. By integrating the disturbance estimation information
raised by the reduced-order GPI observer (GPIO) into the output
prediction, an optimized ADRC method is developed to achieve
optimized tracking performance even in the presence of distur-
bances and uncertainties. It is shown that the proposed controller
will guarantee the rigorous stability of closed-loop system, for any
bounded uncertainties of the circuit, by appropriately choosing
the observer gains and the bandwidth factor. Experimental results
illustrate that the proposed control solution is characterised by
improved robustness performance against various disturbances
and uncertainties compared to traditional ADRC and integral
MPC approaches.
Index Terms—DC-DC buck converter, active disturbance re-
jection control, optimized disturbance rejection, reduced-order
GPIO, circuit uncertainties and disturbances.
I. INTRODUCTION
Rapid developments in smart grid and renewable energy
favoured extensive utilisation of DC-DC buck converters in
various types of dc voltage regulation, e.g. in high voltage dc
(HVDC) transmission, in adapters of electric devices, in dc
motor drives, in the automotive industry etc. [11]–[13]. Being
one of the most crucial components in power conversion,
the precision of output voltage regulation in DC-DC buck
converters is of particular importance to enable satisfactory
performance of connected loads or devices [1]–[3]. However,
accurate control of a DC-DC buck power converter is a rather
challenging design exercise due to the following two major
reasons: (i) it is intrinsically a hybrid system given the fre-
quently switching mode of the circuit, (ii) the voltage regula-
tion is subject to undesirable effects of the various disturbances
and other system uncertainties, e.g. load resistance change,
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input voltage variation, circuit parameter perturbation etc. [1],
[14]. For example, the line voltage of HVDC transmission sys-
tem is dependent of collected distributed generators and loads,
which causes input voltage variation of grid connected DC-DC
buck converters. Another example is the connected loads to
adapters of electric devices that sometimes have different resis-
tances [15], which is an important uncertainty factor for output
voltage regulation. In addition, the magnetic characteristics
of an inductor are usually nonlinear and uncertain especially
under cases of large magnetic flux density in the ferromagnetic
core of the converter circuit. The electro-magnetic interference
produced by the switching actions of semiconductor such as
switch transistors, diode, variable frequency transformer also
causes external disturbances for the converter control. The
various uncertainty factors inevitably degrade the quality and
efficiency of power conversion, and consequently impose great
challenges on higher-performance output voltage regulation of
DC-DC buck converters.
Controlling such devices, Proportional-plus-Integral (PI)
controllers have been traditionally utilized due to their sim-
plicity in implementation but with limited control precision
especially in the presence of large disturbances/uncertainties
[15]. Advances in computational power availability of new
generation of hardware devices enable practical implementa-
tion of modern advanced control approaches, i.e. sliding-mode
control [5], [7], [9], [10], [14], geometric approach [8], robust
control [4], [16], adaptive control [6], disturbance rejection
control [15], [17], and receding optimization control [3], [18]–
[20], to enhance the control performance of DC-DC buck con-
verters. Among them, receding optimization control (ROC) has
attracted considerable attention in the field of power converter
control, attributed to the many advantages of its control algo-
rithmic capacity guaranteeing optimized fast dynamic tracking
responses to reference mutation, uncertain nonlinearities and
undesirable disturbances [19]. Still within ROC, steady-state
errors (SSE) raised by disturbances/uncertainties are addressed
by employing integral action in the controller design [18].
Hence, SSE removal is realized at the price of sacrificing
other control performance of the closed-loop system, due to
the integral term interacting with other performance aspects
such as transient behaviour, tracking, robust stability and
performance [30], [31].
Therefore, it is of great importance to develop a controller
that achieves optimized control performance of DC-DC power
converters even in the presence of disturbances and uncertain-
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ties. A promising way to address this is by introducing an
observation of disturbance into the controller design [32]. Dis-
turbance rejection control (DRC) offers a potentially advan-
tageous technique to obtain outstanding disturbance rejection
and robustness performances in DC-DC power converters. Ac-
tive DRC (ADRC) is one of the most popular DRC approaches
due to its intuitive concepts and simplicity for implementation,
while requiring the least amount of plant information (i.e.
only the system order should be known [21]–[23]). To date,
ADRC has been extensively applied to practical systems such
as AC servo motors [24], MEMS gyroscopes [25], fast tool
servosystems [26], robotics [27], antenna systems [28] and
gasoline engines [29].
In this paper, an optimized ADRC approach is proposed
for the output voltage regulation of DC-DC buck converters
without adopting integral control action. Rather than utilizing
traditional GPIO [24], [33], a new reduced-order GPIO is
firstly constructed to estimate the state and also the time
varying uncertainties and disturbances simultaneously. Both
the state and disturbance estimations are then introduced for
output voltage prediction via Taylor series expansion. An
optimized ADRC law is finally derived by solving a receding
optimization problem. The utilization of a reduced-order GPIO
in the optimized ADRC design provides a current sensorless
mode to address the disturbance/uncertainty attenuation prob-
lem of the DC-DC buck converter, while exhibits the following
noteworthy characteristics:
1) In the best knowledge of the authors, this is the first time
a rigorous stability analysis of the interconnected closed-
loop of the DC-DC buck converter is presented, which
ensures asymptotic stability and robust performance
even in the case of both system state-dependent and
control input-dependent uncertainties.
2) A novel reduced-order GPIO that is one order lower
than existing GPIOs is proposed. This admits the ability
to higher-order disturbance estimation, while -similar
to traditional ADRC - requires limited information of
model and parameters (namely only the nominal values
of input voltage, filter inductance and filter capacitor
utilized).
3) An optimized ADRC approach is proposed by integrat-
ing the estimates by reduced-order GPIO into output
voltage prediction. The optimized tracking performance
and robustness against disturbance and uncertainties per-
formed separately by assigning optimized feedback con-
trol parameters and observer gains, respectively, which
addresses the coupling between system performance and
controller parameters.
The newly proposed optimized ADRC is implemented on an
NI LabVIEW-based real-time control test setup for validation
purposes. The experimental results illustrate that the proposed
control approach exhibits superior robustness performance
against various disturbances and uncertainties compared to
traditional ADRC and integral MPC approaches.
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Fig. 1. The circuit diagram of a DC-DC buck converter.
II. PRELIMINARIES
A. Dynamic Models of DC-DC Converters
A generic PWM-based DC-DC buck converter comprising
a dc input voltage source Vin, a PWM gate drive controlled
switch V T , a diode V D, a filter inductor, a filter capacitor
and a load resistor is shown in Fig. 1. The dynamic model is
given as 
dvo(t)
dt
=
1
C
iL(t)−
1
CR
vo(t),
diL(t)
dt
=
1
L
µ(t)Vin −
1
L
vo(t),
(1)
where iL is the average input current, vo is the average output
capacitor voltage, R is the load resistance of the circuit, Vin is
an input voltage, L is a filter inductance, C is a filter capacitor,
and the duty ratio µ(t) ∈ [0, 1] represents the control signal.
The model in (1) can be also re-arranged as follows
d2vo(t)
dt2
= −
1
CR
dvo(t)
dt
−
1
CL
vo(t) +
Vin
CL
µ(t). (2)
Moreover, the reference output voltage is defined as vr(t) =
Vr, and the output voltage tracking error is defined as e(t) =
vo(t)− vr(t).
The objective of work presented in this paper is to design an
optimized ADRC algorithm such that e(t) → 0 as t → ∞ in
the presence of various uncertainties such as load resistance
changes, input voltage variations, circuits parametric uncer-
tainties and other external disturbances.
B. Benchmark ADRCs
The nominal values of Vin, L and C are denoted as Vin0, L0
and C0, respectively. The DC-DC buck converter dynamics
(2) are hence re-arranged as follows
v¨o(t) = f(vo(t), v˙o(t), µ(t)) + b0µ(t), (3)
where f(vo, v˙o, µ) = a1vo + a2v˙o + (b − b0)µ denotes the
lumped uncertainties including variations of load resistance
and input voltage, inductance and capacitance uncertainties,
and other unmodeled disturbances such as EMI of the con-
verter, with
b =
Vin
CL
, b0 =
Vin0
C0L0
, a1 = −
1
CL
, a2 = −
1
CR
.
In the context of traditional ADRCs, an Extended State
Observer (ESO) for the above converter system is designed
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as [21] 
ζ˙1 = −ι1(ζ1 − vo) + ζ2,
ζ˙2 = −ι2(ζ1 − vo) + ζ3 + b0µ,
ζ˙3 = −ι3(ζ1 − vo),
vˆo = ζ1, ˆ˙vo = ζ2, fˆ = ζ3,
(4)
where ιi (i = 1, 2, 3) are observer gains, vˆo, ˆ˙vo and fˆ are es-
timations of vo, v˙o and f , respectively. Similarly, a traditional
full-order GPIO for the converter system is designed as [24]
ζ˙1 = −ι1(ζ1 − vo) + ζ2,
ζ˙2 = −ι2(ζ1 − vo) + ζ3 + b0µ,
ζ˙3 = −ι3(ζ1 − vo) + ζ4,
ζ˙4 = −ι4(ζ1 − vo),
vˆo = ζ1, ˆ˙vo = ζ2, fˆ = ζ3,
ˆ˙f = ζ4,
(5)
where ιi (i = 1, 2, 3, 4) are observer gains, vˆo, ˆ˙vo, fˆ and ˆ˙f
are estimations of vo, v˙o, f and f˙ , respectively. The traditional
ADRC laws based on the above two observers are generally
designed as follows [21], [24]
µ(t) = −
1
b0
[
k1 (vo(t)− vr(t)) + k2 ˆ˙vo(t) + fˆ(t)
]
, (6)
where k1 and k2 are feedback control gains to be designed.
III. OPTIMIZED ADRC
A. Controller Design
1) Construction of the Reduced-Order GPIO: To enhance
estimation precision and also enable easier practical imple-
mentation, a new reduced-order GPIO rather than ESO in
traditional ADRC is constructed for the DC-DC buck converter
as follows
z˙2 = −β1(z2 + β1vo) + z3 + β2vo + b0µ,
z˙3 = −β2(z2 + β1vo) + z4 + β3vo,
z˙4 = −β3(z2 + β1vo),
ˆ˙vo = z2 + β1vo, fˆ = z3 + β2vo,
ˆ˙f = z4 + β3vo,
(7)
where βi (i = 1, 2, 3) are observer gains, zi (i = 2, 3, 4) are
state variables of observer, ˆ˙vo, fˆ and ˆ˙f are estimations of v˙o,
f and f˙ , respectively.
Remark 1. It can be seen from (5) and (7) that the signals
v˙o, f and f˙ can be estimated by both traditional GPIO and
the presented reduced-order GPIO. However, the signal f˙
can not be estimated by the ESO in (4). Clearly, GPIOs (5)
and (7) do estimate the derivative of lumped disturbances,
while the ESO (4) does not. On the other hand, the order of
reduced-order GPIO (7) is three, which is one order lower
than the traditional GPIO (5). Such a reduced-order feature
shall facilitate the practical implementation to some extent.
Remark 2. It is noted that there are many other types of
disturbance estimators [46], such as high-gain ESO [39],
[40], sliding mode disturbance observer [41], [42], distur-
bance observer [38], unknown input observer [43], uncer-
tainty and disturbance estimator [44], and equivalent input
disturbance-based estimator [45]. A major difference between
GPIO and other types of disturbance estimators is that GPIO
can estimate both the perturbations and the derivatives of
the perturbations. The reason for utilizing GPIO here is that
the estimate of the derivative of perturbations can be used to
improve the prediction accuracy within the predictive control
algorithm.
The observer estimation errors are defined as ε2 = ˆ˙vo− v˙o,
ε3 = fˆ − f and ε4 = ˆ˙f − f˙ . Combining the DC-DC converter
dynamics (3) with the observer dynamics (7) we have
ε˙2 = −β1ε2 + ε3,
ε˙3 = −β2ε2 + ε4,
ε˙4 = −β3ε2 − f¨ .
(8)
2) Design of Optimized ADRC: Since most optimal control
approaches do not directly impose disturbance/uncertain infor-
mation into the optimization problem, we utilize an output
predictive approach for the development of the optimized
ADRC approach. The design of the proposed approach is
performed by the following three steps:
Step 1–Define of Cost Function: The cost function to be
optimized for the DC-DC buck converter is defined as follows
J =
1
2
∫ TP
0
[
(vˆo(t+ τ) − vˆr(t+ τ))
2
+ρ(µˆ(t+ τ)− µˆr(t+ τ))
2
]
dτ,
(9)
where TP is the predictive period, vˆo(t + τ) is the predicted
output voltage, vˆr(t+τ) is the desired future reference output
voltage, µˆ(t + τ) is the future duty ratio to be determined,
µˆr(t + τ) is the corresponding future duty ratio to achieve
desired vˆr(t + τ), and ρ is a positive real number weighting
on the control input, respectively.
Step 2–Output Voltage Prediction: Noting that the input
relative degree of the DC-DC buck converter is two, the future
output voltage vo(t+τ) is predicted by Taylor series expansion
vo(t+ τ) ≈ vo(t) + τ v˙o(t) + · · ·+
τ2+r
(2 + r)!
v[2+r]o (t), (10)
where r is the control order (see [34] for detailed definition).
It should be noticed that the output prediction approach in
(10) is different from many existing continuous prediction
approaches such as [35]–[37] in the sense that the control
order r is restricted to be one therein, while could be larger
than 1 for the predictive approach in this paper. This additional
design of freedom increases the accuracy of prediction and the
stability for higher-order nonlinear systems [34]. Define the
control sequence (also known as decision variables) by
ˆ¯µ(t) =
[
µˆ(t), ˙ˆµ(t)
]⊤
.
To facilitate the implementation, we set r = 1 for the DC-DC
buck converter here.Therefore, the estimations of higher-order
derivatives of the output voltage under consideration of the
disturbances are calculated bŷ¨vo(t) = b0µˆ(t) + fˆ(t), (11)
̂...v o(t) = b0 ˙ˆµ(t) + ̂˙f(t). (12)
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Based on the estimations of ˆ˙vo in (7), ̂¨vo in (11) and ̂...v o in
(12), the output voltage prediction vˆo(t+ τ) under the control
sequence ˆ¯µ(t) is approximated by
vˆo(t+ τ) =vo(t) + τ ̂˙vo(t) + τ2
2!
̂¨vo(t) + τ3
3!
̂...v o(t)
=T (τ)(Uˆ (t) + Xˆ(t)),
(13)
where
T (τ) =
[
1, τ,
τ2
2!
,
τ3
3!
]
,
Xˆ(t) =
[
vo(t), ˆ˙v(t), fˆ (t),
ˆ˙
f(t)
]⊤
, Uˆ(t) =
[
0, 0, b0 ˆ¯u
⊤(t)
]⊤
.
Step 3–Receding Optimization: The reference signal and the
control input can be written as
vˆr(t+ τ) = T (τ)Yr(t), (14)
µˆ(t+ τ) = F(τ)ˆ¯µ(t), (15)
and
µˆr(t+ τ) = F(τ)ˆ¯µr(t), (16)
where Yr(t) = [vr(t), v˙r(t), v¨r(t),
...
v r(t)]
⊤
, F(τ) = [1, τ ] and
ˆ¯µr(t) =
[
µˆr(t), ˆ˙µr(t)
]⊤
. According to (3), the variables µˆr(t)
and ˆ˙µr(t) are defined as
µˆr(t) =
v¨r(t)− fˆ(t)
b0
, ˆ˙µr(t) =
...
v r(t)−
ˆ˙f(t)
b0
. (17)
By virtue of (13)-(16), the performance index (9) is ex-
pressed as follows
J =
1
2
∫ TP
0
[
(T (τ)(Xˆ + Uˆ − Yr))
2
+ρ
(
ˆ¯µ⊤ − ˆ¯µ⊤r
)
F⊤(τ)F(τ)
(
ˆ¯µ− ˆ¯µr
)]
dτ
=
1
2
(Xˆ⊤ + Uˆ⊤ − Y ⊤r )T¯ (Xˆ + Uˆ − Yr)
+
1
2
ρ
(
ˆ¯µ⊤ − ˆ¯µ⊤r
)
F¯
(
ˆ¯µ− ˆ¯µr
)
,
(18)
where
T¯ =
∫ TP
0
T ⊤(τ)T (τ)dτ, F¯ =
∫ TP
0
F⊤(τ)F(τ)dτ.
Matrix T¯ is partitioned in the following sub-matrices
T¯ =
[
T¯22 T¯21
T¯ ⊤21 T¯11
]
(19)
where the sub-matrices are all with dimension of 2×2. Taking
partial derivative of J with respect to ˆ¯µ gives
∂J
∂ ˆ¯µ
=b0
[
T¯ ⊤21 , T¯11
]
(Xˆ − Yr) + (b
2
0T¯11 + ρF¯)ˆ¯µ− ρF¯ ˆ¯µr
=b0
[
T¯ ⊤21 , T¯11 + ρF¯/b
2
0
]
(Xˆ − Yr) + (b
2
0T¯11 + ρF¯)ˆ¯µ
(20)
Letting ∂J/∂ ˆ¯µ = 0, the optimized control law ˆ¯µ∗ is obtained
from (20) given below
ˆ¯µ∗ =−
1
b0
[(
T¯11 +
ρ
b20
F¯
)−1
T¯ ⊤21 , I2×2
]
(Xˆ − Yr). (21)
Taking the first row of the optimized control law (21), the
control law to be applied to the plant is given by
µˆ∗(t) =Cµ ˆ¯µ
∗, (22)
where Cµ = [1, 0].
Since the reference voltage Vr is a constant, the resultant
optimized ADRC law is given by
µ∗(t) =−
1
b0
[
k1 (vo(t)− vr(t)) + k2 ˆ˙vo(t) + fˆ(t)
]
, (23)
where ˆ˙vo and fˆ are generated by the reduced-order G-
PIO (7), and K = [k1, k2] is the first row of matrix(
T¯11 +
ρ
b0
F¯
)−1
T¯ ⊤21 . The following lemma plays a key role
in stability analysis of the presented control approach.
Lemma 1. The presented control law (23) with assigned
control order r = 1 ensures that the characteristic function
P (s) = s2 + k2s+ k1 is Hurwitz stable.
Proof: With the definition given in (23), the control gains
k1 and k2 are calculated as
k1 =
15T 2p b
2
0(T
4
p b
2
0 + 420ρ)
T 8p b
4
0 + 1224ρT
4
p b
2
0 + 15120ρ
2
,
k2 =
6T 3p b
2
0(T
4
p b
2
0 + 7560ρ)
T 8p b
4
0 + 1224ρT
4
p b
2
0 + 15120ρ
2
.
(24)
Since both the weighting factor ρ and the prediction period
Tp are positive constants, the characteristic function P (s) =
s2 + k2s + k1 is always Hurwitz stable. This completes the
proof.
Note that the proposed control approach needs few numer-
ous computations for practical implementation. Indeed, the
presented controller consisting of (23) and (7) is rather concise
and straightforward for implementation in the sense that the
control law (23) acting as a common linear feedback control
law, while (7) serving as a third order linear observer. The
control structure and the implementation block diagram of the
proposed optimized ADRC method for DC-DC buck converter
are shown in Figs. 2 and 3, respectively.
B. Stability Analysis
Combining the DC-DC buck converter dynamics (3), the ob-
server dynamics (7), and the control law (23), the closed-loop
system dynamics are governed by the following expression
e¨+ k2e˙ + k1e = −ε3 − k2ε2, (25)
where ε2 and ε3 given by (8) are state and disturbance
estimation errors of the reduced-order GPIO (7), respectively.
Remark 3. Similar to most of the existing disturbance
estimator-based control approaches, see [23], [30], stability of
the closed-loop system (8) and (25) could be easily established
if the lumped disturbances f satisfy the condition of f¨ = 0.
However, the lumped disturbance is an uncertain function in
terms of the states of the system, and rigorous stability of the
closed-loop system is a rather complicated task.
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Fig. 2. The control structure of the DC-DC buck converter under the proposed
optimized ADRC control approach.
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Fig. 3. The implementation block diagram of the DC-DC buck converter
under the proposed optimized ADRC control approach.
In this section, we attempt to establish rigorous stability of
the closed-loop system with general lumped disturbance f .
The result is summarized in the following theorem.
Theorem 1. Consider the closed-loop system consisting of
the DC-DC buck converter system (1), and the proposed
optimized ADRC law (23) with the reduced-order GPIO (7).
The observer gains are designed as βi = ωiβ¯i for i = 1, 2, 3
where ω > 0 is an observer bandwidth factor to be assigned,
and β¯i is selected such that the following inequalities hold for
any γb = b/b0 > 0, i.e.
β¯1 > 0, β¯2 > 0,
(2− 2γb)β¯1β¯2/γb < β¯3 < (2− γb)β¯1β¯2/γb,
(26)
The rigorous stability of the closed-loop system can be guaran-
teed by choosing sufficiently large observer bandwidth factor
ω.
Proof: First, combining the plant dynamics (3), the ob-
server estimation error (8) and the control law (23) with f ,
the dynamics of f¨ is governed by
f¨ =δe1e + δe2 e˙ + δε2(β1, β2)ε2
+ δε3(β1, β2)ε3 + δε4ε4 + µbβ3ε2,
(27)
where
µb = (b− b0)/b0,
δe1 = −k1̟1 + k1k2̟2,
δe2 = −k2̟1 + (k
2
2 − k1)̟2,
δε2 = −k2̟1 + (k
2
2 + k2β1 + β2)̟2
−µb
(
k2(β
2
1 − β2)− β1β2
)
,
δε3 = −̟1 + µb (k2β1 + β2) ,
δε4 = −̟2 − µbk2,
with ̟1 = a1 − µbk1, ̟2 = a2 − µbk2.
Define η2 = ω2ε2, η3 = ωε3 and η4 = ε4. Collecting the
tracking error dynamics (25) and the observer error dynamics
(8), the closed-loop system is given below
ξ˙ =
[
0 1
−k1 −k2
]
︸ ︷︷ ︸
Aξ
ξ +
[
0 0 0
−k2ω
2 −1/ω 0
]
︸ ︷︷ ︸
Bξ
η,
η˙ =ω
 −β¯1 1 0−β¯2 0 1
−γbβ¯3 − µbβ¯1β¯2 −µbβ¯2 0

︸ ︷︷ ︸
Aη
η
+
 0 0 00 0 0
τ2(ω) τ3(ω) −δε4

︸ ︷︷ ︸
Eη
η
+
 0 00 0
−δe1 −δe2

︸ ︷︷ ︸
Bη
ξ,
(28)
where ξ = [e1, e2]⊤ = [e, e˙]⊤, η = [η2, η3, η4]⊤, and
τ2(ω) = (k2̟1 − k
2
2̟2 − k2̟2ω)/ω
2
+(µbk2β¯
2
1 − µbk2β¯2 −̟2β¯2),
τ3(ω) = (̟1 − µbk2β¯1ω)/ω.
With a choice of observer parameters β¯i satisfying the
inequalities (26), it can be shown that matrix Aη is Hurwitz
stable, indicating that there exists a symmetric positive definite
matrix Pη such that
A⊤η Pη + PηA = −2I3×3. (29)
It follows from Lemma 1 that the predictive control law (23)
ensures that Aξ is Hurwitz stable. Consequently, we also have
that
A⊤ξ Pξ + PξAξ = −2I2×2, (30)
where Pξ is also a symmetric positive definite matrix.
Define a composite candidate Lyapunov function as follows
V (ξ, η) =
1
2
ξ⊤Pξξ +
1
2
η⊤Pηη. (31)
Taking derivative of V (ξ, η) in (31) along the closed-loop
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system dynamics (28) gives
V˙ (ξ, η) =− ‖ξ‖2 − ω‖η‖2 + ξ⊤PξBξη
+ ξ⊤B⊤η Pηη +
1
2
η⊤(E⊤η Pη + PηEη)η
≤− ‖ξ‖2 − ω‖η‖2 + ‖ξ‖2/4 + ‖PξBξ‖
2‖η‖2
+ ‖ξ‖2/4 + ‖B⊤η Pη‖
2‖η‖2
+
1
2
‖E⊤η Pη + PηEη‖ · ‖η‖
2
≤− ‖ξ‖2/2− (ω − ω∗)‖η‖2,
(32)
where ω∗ is a sufficiently large positive constant regardless of
ω, determined by
ω∗ > ‖PξBξ‖
2 + ‖B⊤η Pη‖
2 +
1
2
‖E⊤η Pη + PηEη‖.
Hence, for any ω > ω∗, the following holds
V˙ (ξ, η) ≤−min
{
1
2
, ω − ω∗
}(
‖ξ‖2 + ‖η‖2
)
,
≤− γvV (ξ, η),
(33)
where γv > 0 is determined by
γv =
min {1, 2(ω − ω∗)}
max {λmax(Pξ), λmax(Pη)}
,
with λmin(•) and λmax(•) representing the minimum and
maximum eigenvalues of matrix •. This completes the proof.
Remark 4. In most of existing ADRCs, the extended state
observer is used to estimate the lumped disturbances including
uncertainties. However, it is not clear how large amount of
uncertainties can be handled by a designed ADRC law. In
this paper, we propose a new approach ensuring qualitative
robustness performance of the presented reduced-order GPIO-
based control approach. As indicated in Theorem 1 in the pa-
per, the qualitative relationship between controller parameters
and circuit parameters ensuring stability is established.
Remark 5. The structure of the optimized ADRC law (23) is
quite similar with the traditional ADRC law (6) with the gains
k1 and k2 determined by the optimized design, which also
indicates that the presented control law has a similar efficiency
on controller operation in comparison with the traditional
ADRC method. As clearly shown by (24) the optimized control
gains k1 and k2 are functions of the predictive period TP and
control input weighting factor ρ. The purpose of the optimized
design is that the parameters TP and ρ in the performance
index (9) is directly related to the tracking performance of
closed-loop system. For example, the parameter TP determines
the transient performance (fast or slow), and the parameter ρ
can be tuned to penalize the excessive control energy.
Remark 6. Theorem 1 reveals that it is necessary to as-
sign a larger bandwidth factor ω to gain more emphasized
robustness/disturbance rejection performances. However, the
measurement noises will be amplified by the observer if ω is
too large. Consequently, from a practical application perspec-
tive, the bandwidth factor ω of the observer should be appro-
priately selected to trade off between robustness/disturbance
(a)
??????????
????????????
???
????
??????
????????????
?????????
?????? ?????
????????????
??????????
????????
??????
(b)
Fig. 4. (a) Configuration of experimental setup, (b) Photograph of the
experimental prototype.
rejection performance and measurement noise attenuation. In
addition, the existing noise attenuation approaches such as
Kalman Filter could be combined with the presented approach
to simultaneously enhance disturbance rejection and noise
attenuation performances.
IV. EXPERIMENTAL IMPLEMENTATION AND
PERFORMANCE VALIDATION
The experimental test setup configuration and prototype are
depicted in Fig. 4, comprising a DC-DC buck converter,a NI
Compact RIO (embedded monitoring and control platform: NI
PXIe-1078, NI R Series Multifunction RIO: NI PXI-7853R, NI
LabVIEW Real-Time Module 12.0), a PC-LabVIEW2012, a
programmable desktop laboratory DC power supplies (EA-PSI
9500-20 2U), a voltage sensor (VSM025A), etc. The nominal
values of the parameters of the DC-DC buck converter are
listed in Table I. The wordlength of the voltage AD converter
is 16 Bits in the experimental test setup. The control algorithm
is discretized using the basic forward difference approach.
The controller updating period is 0.1 ms, and the sampling
frequency for the experiment is fs = 10 kHz. The converter is
controlled by a basic PWM gate drive; that is, the PWM driven
signal is generated by comparing the duty ratio signal with a
triangle wave signal. The fixed PWM switching frequency is
fpwm = 10 kHz.
To evaluate the performance improvement of the proposed
optimized ADRC method and enable fair comparison with
conventional approaches, instead of assessing the power cir-
cuit specifications that extensively used for circuit topology
and parameters design and analysis, two benchmark control
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TABLE I
PARAMETERS OF THE DC-DC BUCK CONVERTER
Parameter Symbol Value
Input Voltage Vin0 100 V
Reference Output Voltage Vf 50 V
Inductance L 10 mH
Capacitance C 1000 µF
Nominal Resistance R0 50 Ω
approaches including traditional ADRC [21] and integral MPC
[47] approaches are implemented accordingly. A tradeoff
among various performances including satisfactory tracking
(offset free, small overshoot, fast transient behaviour, etc.),
disturbance rejection and robustness against parametric uncer-
tainties must be taken into account when tuning the controller
parameters in the paper. Consequently, fast transient perfor-
mance is one of the most important control specifications but
not the unique one for controller design and tuning. The fast
transient behaviour can be easily achieved by assigning larger
control gains for all the three controllers, however, this will
inevitably degrade other control specifications such as larger
overshoot, undesirable disturbance rejection and robustness
performances. Since this paper is mainly concerned with
disturbance rejection and robustness performance against un-
certainties, our parameter tuning criterion is to assign adequate
controller parameters ensuring similar satisfactory tracking
performance for all the three control approaches. We then
discuss and compare the disturbance rejection and robustness
performance of the three control approaches. It is shown in
later Figs. 5 and 6 that all the three controllers have quite
similar tracking control performance. The control inputs (duty
ratios) during the tracking task are quite similar as well. To
this end, the controller parameters of the optimized ADRC
law (23) are
k1 = 4.15× 10
3, k2 = 570,
β1 = 1.2× 10
4, β2 = 4.8× 10
7, β3 = 6.4× 10
10.
The control parameters of the traditional ADRC law (with a
reduced-order ESO) are
k1 = 7000, k2 = 300, ι1 = 8, 000, ι2 = 1.6× 10
7.
The integral MPC controller parameters are
Np = 75, Nc = 2, Ts = 3.53× 10
−5.
Then, the robustness performance of the proposed optimized
ADRC method is tested for the DC-DC buck converters in the
cases of various sources of disturbances and uncertainties.
A. Robustness Performance Test
1) Case I-Robustness Against Sudden Load Resistance
Changes: Here the load resistance is assumed to have sudden
decrease and increase during the operating process. The load
resistance settings are the following
R =

50 Ω (= R0), for t ∈ [0, 0.4) sec,
25 Ω (= 0.5R0), for t ∈ [0.4 0.8) sec,
100 Ω (= 2R0), for t ∈ [0.8, 1.2] sec.
The experimental response curves of the output voltage and
the duty ratio under the proposed optimized ADRC, traditional
ADRC and integral MPC approaches are shown in Fig. 5.
2) Case II-Robustness Against Input Voltage Variations:
Here the robustness against input voltage variations of the
proposed method is tested. The input voltage is take to vary
as follows
Vin =

100 V (= Vin0), for t ∈ [0, 0.4) sec,
125 V (= 1.25Vin0), for t ∈ [0.4 0.8) sec,
75 V (= 0.75Vin0), for t ∈ [0.8, 1.2] sec.
The experimental response curves of the output voltage and
the duty ratio under the proposed controller, traditional ADRC
and integral MPC control approaches are hence shown in Fig.
6.
3) Case III-Robustness Against Time-Varying Disturbances:
Here we further investigate robustness against time-varying
disturbances of the proposed optimized ADRC approach. A
generic sawtooth waveform of time-varying disturbance is
taken to acting on the input voltage of the converter system.
The frequency and amplitude of the disturbances are 10 Hz and
10V, respectively. Response curves of the output voltage and
duty ratio in the presence of such a time-varying disturbance
via the three control approaches are shown in Fig. 7.
It can be observed from the above three cases of experimen-
tal validation that although both the traditional ADRC and in-
tegral MPC approaches could remove the offset caused by load
resistance change and input voltage variations, fail to remove
the offset caused by time-varying disturbances (it should be
noted that integral MPC is superior than TADRC). As shown
by Figs. 5-7, the proposed optimized ADRC (based on the
usefulness of the ADRC method) further improves transient
and static performance in the presence of various disturbances
and uncertainties including load resistance changes, output
voltage variations and time-varying disturbances compared to
the other approaches. It is also observed from Figs. 5 and 6
that the maximum output voltage drop/raise (MOVD/MOVR)
of the proposed optimized ADRC approach is lesser than those
provided by the traditional ADRC and integral MPC methods.
Similarly, the recovery time after sudden load changes and
input voltage variations of the optimized ADRC method is
much shorter than those of the other two approaches. For com-
pleteness the performance indices (MOVD, MOVR, maximum
recovery time (MRT) and integral of absolute error (IAE)),
comparison among the three control approaches is shown in
Table II.
B. Adaptive Capacity Verification
Here the adaptive capacity of the proposed optimized ADRC
with respect to various load resistance change and input
voltage variations is investigated. The response curves of the
output voltage under the three controllers in the presence of
different load resistance changes and input voltage variations
are shown by Fig. 8 and Fig. 9, respectively.
The results shown in the aforementioned figures illustrate
that the output voltage responses of the proposed optimized
ADRC approach (which inherits good properties of traditional
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Fig. 5. Variable response curves of DC-DC buck converter via optimized ADRC (left), traditional ADRC (middle) and integral MPC (right) control, in the
presence of sudden load resistance changes (top: o/p voltage; bottom: duty ratio).
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Fig. 6. Variable response curves of DC-DC buck converter under the optimized ADRC (left), traditional ADRC (middle) and integral MPC (right) control,
in the presence of sudden input voltage variations (top: o/p voltage; bottom: duty ratio).
TABLE II
EXPERIMENTAL PERFORMANCE INDICES OF OPTIMIZED ADRC
(OADRC), TRADITIONAL ADRC (TADRC) AND INTEGRAL MPC
CONTROLLER
Test Type Performance
Controllers
OADRC TADRC Integral MPC
MOVR (V) 2.1 4.3 5.5
MOVD (V) 1.9 3.2 3.7Case I MRT (sec) 0.0064 0.0188 0.0350
IAE (V) 0.5988 0.6564 0.6030
MOVR (V) 4.0 6.8 9.1
MOVD (V) 5.8 18.5 12.5Case II MRT (sec) 0.0292 0.0716 0.0862
IAE (V) 0.234 0.4412 0.6200
Case III IAE (V) 1.3844 4.396 2.8850
ADRC) under the given variations offers an almost flat re-
sponse in all cases. This illustrates the efficacy of the adaptive
capacity of the proposed control solution.
V. CONCLUSION
The work in this paper has addressed the current sensorless
optimized ADRC design problem for a generic DC-DC buck
converter subject to multiple sources of disturbances including
load resistance mutation, input voltage variation, etc. To facili-
tate practical implementation, a novel reduced-order GPIO has
been proposed for the involved lumped time-varying distur-
bance estimation. Moreover, disturbance estimations have been
incorporated into the output voltage prediction process largely
improving the output prediction accuracy. Different from most
of existing disturbance estimator-based control approaches,
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Fig. 7. Variable response curves of DC-DC buck converter under the optimized ADRC (left), traditional ADRC (middle) and integral MPC (right) control,
in the presence of time-varying disturbances (top: o/p voltage; bottom: duty ratio).
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Fig. 8. Output voltage response curves of DC-DC buck converter in the presence of various load resistance changes under the optimized ADRC (left),
traditional ADRC (middle) and integral MPC control (right) approaches.
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Fig. 9. Output voltage response curves of DC-DC buck converter in the presence of various input voltage variations under the optimized ADRC (left),
traditional ADRC (middle) and integral MPC (right) control approaches.
including traditional ADRC, a rigorous analysis on robustness
stability has been provided for the proposed optimized ADRC
method. The experimental results on the power converter have
shown that overall the proposed optimized method outperform-
s both traditional ADRC and integral MPC approaches in the
presence of various disturbances and uncertainties.
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